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Abstract:This paper presents the design and testing of a newly developed field programmable gate array (FPGA) board
for mobile robot research. The idea consists of interfacing the FPGA to a 16-bit digital signal controller (dsPIC). This
idea enables the FPGA designs to communicate with the dsPIC through the integration of per-written driver modules to
be used in a wide variety of digital and analog peripheral modules. It also allows the use of a high-performance digital
signal processing core in many signal processing-based mobile robot applications. The proposed FPGA board allows
users to develop, test, and deploy quick and cost-eﬀective complete design solutions to control the entire robot system
in various applications without the need for external components.
Key words: Digital signal controller, electronic design automation tools, field programmable gate array, robotics
applications

1. Introduction
Nowadays, intelligent mobile robots are expected to perform increasingly complex tasks in various application
fields. A great deal of research has focused on the navigation problem, obstacle avoidance, wall following, and
intelligent parking [1–6]. To reach the desired goals, mobile robots use diﬀerent kinds of sensors to collect
environmental information and a set of actuators for their motion and reaction. Therefore, the choice of the
electronic and mechanical components should be optimized to precisely control the desired position and route,
achieve all the data processing in real time, and perform multiple tasks.
With the progress of very-large-scale integration (VLSI) technology, the field programmable gate array
(FPGA) has been widely exploited in many research works to achieve the hardware part of data processing
and controlling tasks, and to simultaneously handle tasks for real time applications [7–9]. In order to improve
exploitation of total peripheral resources, various electronic boards based on FPGAs were designed. The paper
[10] presented by Gupta and Kumar described a real-time digital signal processing system using a FPGA
interfaced to a 16-bit 1-MSPS CMOS ADC. This platform was used to decode the processes of various kinds of
digital and analog signals simultaneously. Khan et al. proposed an FPGA-based DAQ card using a PCI express
protocol. This card presents a cheaper solution to monitoring industrial problems’ processing and proceed with
faster data logging [11].
A design method of an infrared image display card using a FPGA and ADV7123 was proposed by Zhe et
al. This design includes pixel gray-level conversion, image zoom-in, and PAL standard video signal generation.
The developed card is mainly used for infrared image system hardware debugging and eﬀect observation of the
infrared image processing algorithm [12].
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In this paper a new FPGA-based system platform for a mobile robot is proposed. It was designed for use
in a wide variety of practical applications for intelligent mobile robots. The advantages of the proposed board
include its fast real-time data processing and control for both digital and analog tasks, as well as its ability to
serve as a support tool for undergraduate and graduate research activities.
The remainder of this paper is organized as follows. In the second section, we outline the hardware
architecture of the proposed card. Section 3 describes the design of the onboard system. Section 4 details the
synthesis, the validation results, and the performance analysis. Section 5 draws the paper’s conclusions.

2. Hardware architecture
The proposed development board provides a complete low-cost solution for developing designs and applications
based on the Altera Cyclone III EP3C16 FPGA family and Microchip’s dsPIC33EP controller. This board
might be the perfect solution for designers who need an advanced, flexible, and feature-rich prototype platform.

2.1. Altera’s Cyclone III EP3C16 FPGA
The Altera Cyclone III EP3C16Q240C8N FPGA represents the basis for hardware implementation by programming a hardware description language (HDL). Its main functions are real-time digital data processing and
control and exchange of data to/from a static random-access memory (SRAM) chip and Microchip’s dsPIC33EP
device.
The used FPGA features are 15,408 logic elements, 516,096 bits of memory and 963 logic array blocks
(LABs) that consume less than 0.25 W of static power. It also includes a total of 160 digital I/Os. To configure
the FPGA and provide user interaction, the device is hooked up to two external GPIO headers and four 7
Segment displays.

2.2. Microchip’s dsPIC33EP family
The Microchip dsPIC33EP family of digital signal controllers involves a single chip with computation and
throughput capabilities of 70 MIPS of DSP performance and multiple communication interfaces such as UART,
SPI, I2C, CAN, CRC generator, and DCI to enable the design of high-performance general purpose applications.
This family oﬀers a larger memory capacity and greater I/O capability. It also comes with enhanced on-chip
peripherals and integrated analog such as high-speed pulse width modulation (PWM), which provides advanced
control algorithms and applications for a wide range of motors and an integrated high-performance op amps to
enable intelligent sensor applications.
The dsPIC33EP series includes a feature called peripheral pin select (PPS) that enables programmers
to assign more than one peripheral need to a single pin at run-time. This is achieved by using pins that
support remappable input and/or output functions “RPn” or “RPIn”, where “RP” refers to the remappable
peripheral, “n” designates the pin number, and “I” indicates that the considered pin supports input functions
only. However, some other modules, such as the I2C peripheral and all the modules with analog inputs, require
a special I/O circuitry on a specific port and cannot be easily connected to multiple pins.
In our case, the PPS configuration is performed using the DIP switch and does not require the dsPIC
to be reprogrammed. Once the proposed board is powered on, the dsPIC enters the slave mode and allows the
FPGA designs to access its on-chip peripherals and high-performance DSP core.
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The used dsPIC is connected to two external GPIO headers to link the robot’s sensors and actuators and
program the device using the Microchip PICkit programmer. The architecture of the proposed board is shown
in Figure 1. All the modules of the designed FPGA board are shown in Table 1.
CON3

CON4

OSC1

SRAM

FPGA
Cyclone III EP3C16Q240C8N

dsPIC
7-Segment

33EP512GM706

Displays

CON1

CON5

DIP

CON2

Figure 1. The proposed board architecture.
Table 1. Developed board features.

FPGA
DSPIC
Clocking
Power
Memory
Control & display
Expansion connectors

- Cyclone III EP3C16Q240C8N
- 33EP512GM706
- On-board oscillator (OSC1): 100 MHz
- 14.8 V 3000 mAh Li-polymer battery
- 2 × 16 MB SRAM organized as 1024 K words by 16 bits
- 1 × DIP switch
- 4 × 7-segment displays
- Peripherals header (CON1): to provide 20 pins that can be configured as
digital and/or analog I/Os
- Power Supply header (CON2): to derive 12 V, 5 V, and 3.3 V for the robot’s
sensors and motors
- LCD Touch Panel header (CON3): to easily interface a separate TRDB-LTM
LCD touch panel module
-JTAG header (CON4): to configure the FPGA component
-PICkit header (CON5): to debug/program the Microchip dsPIC33EP device

2.3. Peripheral and elementary function modules
The developed card provides several digital and analog peripherals using the 20 pins of the peripherals header.
These pins can support one or more peripheral modules depending on our needs and how we intend to configure
them. Our interest is to exploit the maximum number of the dsPIC’s on-chip peripherals using the PPS feature,
which can be plugged directly into the FPGA component.
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To obtain an easy configuration of the peripheral header, a dip switch was used to select or deselect
the desired peripheral modules by setting the seven switches to a particular value. Table 2 indicates how to
configure each peripheral, and Figure 2 shows some examples of the peripheral header configuration.
Table 2. Peripheral header configuration via DIP switch.

Peripheral
ADC
UART
I2C
Output Compare
SPI
DCI
QEI
Input Capture

DIP switch value
0000000
1000000
0100000
0010000
0001000
0000100
0000010
0000001

Figure 2. Examples of the peripheral header configuration.

First example: When all the switches are OFF, then all pins are selected as analog to digital converter
peripheral.
Second example: When switch 1 is ON and the rest are OFF, then only the UART peripheral pins are
selected and the others are selected as analog to digital converter.
Third example: When all the switches are ON, then all digital peripherals are selected.
The proposed board also provides the ability to exploit predesigned and preverified elementary function
modules to be used in the development of complex algorithms and applications, as illustrated in Table 3.
This allows users to simplify and reduce their design process by providing the option of selecting the
desired mathematical functions.
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Table 3. Elementary functions modules.

Elementary functions
Trigonometric
Hyperbolic
Exponential
Logarithmic

Mathematical expression
Sin x, cos x, tan x, asin x, acos x, atan x, atan2 x
Sinh x, cosh x, tanh x
ax , ex
log x, ln x

3. Design of the onboard system
The design of the proposed card was created using Altium Designer software. After studying the various details
of the software tool, we proceeded with the development phase by following the design process instructions
step-by-step in order to achieve the final PCB.
3.1. Schematic-level design
The hardware architecture of the proposed board, which has been carefully detailed in Section 2, is transferred
to schematics sheets. These elaborate sheets can also contain other subsheets, allowing a schematic hierarchy.
The sheet of the FPGA that is connected to all the peripheral modules is shown in Figure 3.

Figure 3. Connection of the FPGA to all the peripheral modules.

3.2. PCB layout and routing
Now that the schematic-level design has been successfully developed, the next step is to place all the components
and their connections in appropriate places on the board. Traces between components are routed straight
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through the shortest path. Figure 4 presents the PCB outline of the developed FPGA board and Figure 5
shows the simulation result.

Figure 4. PCB outline of the developed FPGA board.

Figure 5. Simulation result.
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4. Discussion and validation
To test and validate the eﬀectiveness of the proposed FPGA board, we designed, developed, and simulated a
combinatorial algorithm for autonomous parallel parking and position tracking of a mobile robot prototype using
the VHDL language. The developed algorithm was embedded into the new FPGA card, which was installed on
the chassis of the mobile robot.
4.1. Kinematic model of the mobile robot platform
The kinematic model of the mobile robot was developed in its navigation environment [13] as shown in Figure
6.

Figure 6. Kinematic model of the mobile robot.

The frame R (O, X, Y) is related to space navigation. Point M(XM, YM ) is located in the middle of the
two front wheels. θ is the orientation angle relative to the axis (O, X), φ is the steering angle, and L is the
distance between the front and rear axis.
The motion of the robot in the R frame is described by:

 dXM = vcos(θ)
dYM = vsin(θ) ,

dθ = vsin(φ)
L

(1)

where v is the velocity of the mobile robot.
By the discretization of these equations using the Euler method, the kinematics model becomes:

 XM (k + 1) = XM (k) +h.v.cosθ(k)
YM (k + 1) = YM (k) +h.v.sinθ(k) ,

θ (k + 1) = θ (k) +h vsinφ(k)
L

(2)

where h is the sampling step.
4.2. General view of the mobile robot platform
The exploited mobile robot platform [14] was developed to perform practical tasks via the implementation
of real-time algorithms. It involves the developed card connected to a set of sensors and actuators on its
chassis. Figure 7 presents the general view of the chassis of the used mobile robot and Table 4 indicates all its
components.
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Figure 7. General view of the mobile robot chassis.
Table 4. The used mobile robot components.

S1−4
S5
S6
W1−4
M1−2
M3
R1−2

Sharp GP2D12 analog distance sensors
MMA7361LC 3-axis analog accelerometer
MHC5883L 3-axis digital compass
Wheels
DC motors
Stepper motor
Reducers

4.3. Hardware description of the developed algorithm
A real-time combinatorial algorithm was developed using the VHDL language. It respects our specifications by
considering a predefined diagram for autonomous parallel parking and exploiting Eq. (2) for position tracking
of the used mobile robot. Figure 8 illustrates the diagram of the parallel parking algorithm, which represents
one of the many other specific applications.
The developed module combines and processes the diﬀerent sensor information via the peripherals header
by using ADC and I2C peripheral modules with the corresponding DIP switch value equal to 0100000. Figure
9 shows the functional block diagram of the developed module and Table 5 illustrates the inputs and outputs
of the developed module, respectively.
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Start

CLK

Parking space inspecting

Developed Module

RST
No

Satisfy the minimum
parking space?

RW_RD

X_POS
Y_POS
C_ANG

F_ADD
Yes

F_DATA

Generate a geometric path for the

E_A_B
DC_IN

parallel parking

S_ADD
PH
S_DATA

Complete parallel parking

Figure 8. The parallel parking diagram.

Figure 9. The functional block diagram of the developed
module.

Table 5. Inputs/outputs of the developed module.

Symbol
CLK, RST
WR RD
F ADD, F DAT
S ADD, S DATA
E A B, DC IN,PH
X POS, Y POS
C ANG

Description
System clock and reset
Write/read
Elementary function address and data
Sensor address and data
Motions control
Accelerometer position
Compass angle

4.4. Simulation and experimental results
To check the functionalities of the developed system, we had to make sure that the designed module works
correctly and meets the given specifications. A VHDL test bench code was created and simulated using a
Modelsim simulation tool. Figure 10 shows the functional block diagram of the developed test bench module
and Figure 11 presents the simulation waveforms of the parallel parking algorithm.
After achieving the simulation results using the Modelsim simulation tool, we proceeded to generate the
trajectory followed by the mobile robot platform as shown in Figure 12.
The following images were obtained from the experimental results and illustrate in six phases the whole
procedure of the performed autonomous parallel parking maneuvers by the mobile robot. Figure 13 shows the
six phases of the experimental results of the intelligent parking application.
5. Conclusion
In this paper a novel idea for a FPGA board was proposed. It allows users to develop and test a wide variety of
applications in the field of mobile robots by exploiting respectively the digital and analog peripheral modules and
a high-performance DSP core. This developed board is a tool used to enhance researchers’ abilities in project
planning, design, and implementation. Another objective was to obtain a support tool for undergraduate and
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Test bench module
Developed Module
Clock
generator

CLK

RST
generator

RST

Elementary functions
calculator

RW_RD
F_ADD
F_DATA

Sensory measurements
file reader

S_ADD
S_DATA

X_POS
Y_POS
C_ANG

Position image
file generator

E_A_B
DC_IN
PH

Figure 10. Test bench structure.

Figure 11. Simulation waveforms of the parallel parking algorithm.

Figure 12. Trajectory followed by the robot.
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Figure 13. Experimental results.

graduate activities. This contributes to practical solutions for some vehicle problems. Before proceeding to the
experimental tests, we developed the kinematic model of the mobile robot platform. A real-time combinational
algorithm was developed using the VHDL language and simulated using the Modelsim simulation tool. These
were done in regards to our method consisting of a predefined diagram for intelligent parallel parking and a
tracking control procedure. In the next step, the developed card was tested and validated experimentally on
a mobile robot system via the implementation of the developed real-time algorithm. Other revisions can be
proposed in order to ameliorate the system design performances for a variety of industrial applications using
mobile robots.
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